Egregoros

CPU architecture in which each register is extended with the standard set of arithmetic-result flags (zero, negative, carry, etc), which are set by anything that writes that register; conditional instructions can read these flags from any register; thus splitting the difference between "one flags register" and "predicate bits" architectures